## AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

## LISTING OF THE CLAIMS:

1. (currently amended) A memory card conforming to a first operation standard, and a third operation standard based on the first operation standard standard, comprising:

a non-volatile semiconductor memory having <u>a plurality of</u> semiconductor memory cells, <u>wherein each said memory cell is</u> capable of storing <u>given</u> information, and

a controller that executes operation instructions to the non-volatile semiconductor memory <u>based</u> on <u>the basis of</u> received commands issued from the outside, wherein:

the controller controls a first data output timing that satisfies the first operation standard and the second operation standard, in a first operation mode, and controls a second data output timing that satisfies the first third
operation standard, in a second operation mode.

2. (currently amended) The memory card according to Claim 1, wherein:

the controller includes a data timing switching unit that outputs data at a falling edge of a clock signal in the first data output timing, and outputs data at a rise rising edge of a clock signal in the second data output timing.

3. (currently amended) The memory card according to Claim 2, wherein the data timing switching unit includes:

a timing register to which one of the first data output timing and the second data output timing is set,

a first latch that latches an output data enable signal based on the basis of an inverted signal of the clock signal,

a second latch that latches the data <u>based</u> on <del>the basis</del> of the inverted signal of the clock signal,

a first selector that inputs the output data enable signal and a first latch signal outputted from the first latch, and selects and outputs one of the output data enable signal and the first latch signal <u>based</u> on the basis of a value set to the timing register, and

a second selector that inputs the data and a second latch signal outputted from the second latch, and selects and outputs one of the data and the second latch signal <u>based</u> on the basis of a the value set to the timing register, and

wherein the data timing switching unit outputs:

the output data enable signal and the data to an output buffer from the first selector and the second selector, respectively, when the first data output timing is set to the timing register, and

the first latch signal and the second latch signal to the output buffer from the first selector and the second selector, respectively, when the second data output timing is set to the timing register, wherein:

the output buffer outputs the data <u>based</u> on the <u>basis</u> of the output data enable signal to <u>thereby</u> output the data at the <u>fall\_rising</u> edge of the clock signal, <u>and</u> outputs <u>the data based on</u> the second latch signal <u>by in synchronization with</u> the first latch signal to <u>thereby</u> output the data at the <u>rise</u> <u>falling</u> edge of the clock signal, <u>and thereby switches an</u> output timing.

4. (currently amended) The memory card according to Claim 1, wherein:

the controller includes a timing delay switching unit that outputs data at a first delay time at the first data output timing, and outputs the data at a second delay time being shorter than the first delay time at the second data output timing.

- 5. (currently amended) The memory card according to Claim 4, wherein the timing delay switching unit includes:
- a timing register to which one of the first data output timing and the second data output timing is set,
- a first delay circuit that delays an output data enable signal by the first delay time,
- a second delay circuit that delays the data by the first delay time,
- a third delay circuit that delays the output data enable signal by the second delay time,
- a fourth delay circuit that delays the data by the second delay time,
- a third selector that inputs output data enable signals outputted from the first and second delay circuits, and selects and outputs one of the two output data enable signals based on the basis of a value set to the timing register, and
- a fourth selector that inputs the respective data pieces outputted from the first and second delay circuits, and selects and outputs one of the data pieces based on the basis of a value set to the timing register, and

wherein the timing delay switching unit outputs:

the output data enable <u>signals</u> <u>signal delayed by the</u>

<u>first delay circuit</u> and the data delayed by the <del>first and</del>

second delay circuit[[s]] to an output buffer from the third

selector and the fourth selector, respectively, when the first
data output timing is set to the timing register, and

the output data enable signals—signal delayed by the first delay circuit and the data delayed by the third and fourth delay circuit[[s]] to the output buffer from the third selector and the fourth selector, respectively, when the second data output timing is set to the timing register, wherein:and

wherein the output buffer outputs the data <u>based</u> on the <u>basis of</u> the output data enable signal, and thereby switches the output timing.

6. (currently amended) The memory card according to Claim 1, wherein:

the controller includes a data output time switching adjustment unit that switches adjusts a rise time/fall time of the data in the first data output timing, so that the rise time/fall time of the data becomes shorter to is faster for the second data output timing than for the first data output timing.

7. (currently amended) The memory card according to Claim 6, wherein the data output time switching adjustment unit includes:

a timing register to which one of the first data output timing and the second data output timing is set,

an output buffer that outputs data <u>based</u> on <del>the basis of</del> an output data enable signal, when one of the first data

output timing and the second data output timing is set to the timing register,

an auxiliary output buffer that outputs data <u>based</u> on the basis of the output data enable signal at the second data output timing, and

an auxiliary output buffer enable unit that outputs the output data enable signal to the auxiliary output buffer, when the second data output timing is set to the timing register.

8. (currently amended) The memory card according to Claim 6, wherein the data output time switching adjustment unit includes:

a timing register to which one of the first data output timing and the second data output timing is set,

an output buffer that outputs data <u>based</u> on the basis of an output data enable signal, when one of the first data output timing and the second data output timing is set to the timing register,

<u>a plurality of</u> auxiliary output buffers that output data <u>based</u> on the basis of the output data enable signal at the second data output timing, and

an auxiliary output buffer enable unit that outputs the output data enable signal to an one of the arbitrary auxiliary output buffers of the plural auxiliary output buffers in correspondence with a power consumption parameter set to a power consumption parameter register, when the second data output timing is set to the timing register.

9. (currently amended) The memory card according to Claim 1, wherein the controller includes:

the power consumption parameter register to which are set power consumption parameters that specify <u>respective</u> power consumptions,

a clock generator that generates a clock signal of an arbitrary frequency,

<u>a plurality of</u> frequency dividers that output to divide the <u>a</u> frequency of the clock signal generated by the clock generator into different frequencies, and

a system clock selector that selects any one of a plurality of clock signals among the clock signal and plural elock signals outputted from the plurality of frequency dividers based on the basis of the a power consumption parameter value—set to the power consumption parameter register, and that supplies the one—selected clock signal as a system clock, wherein:and

wherein the system clock selector selects the system clock of a higher frequency, as the power consumption parameter becomes a value larger than a default value corresponding to the a minimum power consumption.

Claim 1, wherein, when pluralincluding a plurality of non-volatile semiconductor memories are provided, wherein the controller controls the plural—a number of said non-volatile semiconductor memories arbitrarily in parallel operation, said number depending upon—in correspondence with the power consumption parameter value—set to the power consumption parameter register.

Claims 11-14 (cancelled).